Fig. l. Conventional ZVT phase shift full bridge DC/DC converter from [2] .
TABLE I
CHARACTERISTICS OF HV TO LV DC/DC CONVERTER TN (H)EVs [4] Parameter Value improvement is also presented. 
I.
[NTRODUCTION In the application of the high voltage (RV) to low voltage (LV) DCIDC converter in hybrid and electric vehicles (REVs), a zero voltage transition (ZVT) phase shift (PS) full bridge DC/DC converter ( Fig. 1) is commonly used. This topology presents a good compromise between efficiency and power density. One of its advantages is a soft switching behavior during turn on of the HV side switches, achieved by parasitic components in the circuit: the transformer leakage inductance and the output capacitance of switches [2] , [3] . [n Table [ from [4] , typical requirements given by the automotive industry for such a converter are listed.
When operating in the wide range of input voltages and load currents, the converter cannot maintain the high efficiency in all operating points. Since the transformer turns ratio is chosen according to the minimal specified input voltage �n.min' the converter will have reduced efficiency at higher input voltages. This topology exhibits the highest efficiency when the converter is designed for a 'tight' input voltage range, when it operates with the phase shift of nearly [80° (close to the unity duty cyc[e).
Methods for efficiency improvement of isolated DCIDC converters in wide input voltage range application proposed in the literature can be roughly classified into two main groups: It has been shown that in certain carefully optimized designs the reduced amount of total losses and the reduction of the converter volume can be achieved with a two-stage topology in automotive applications with wide input and output voltages [5 ] . Still, an additional hard switching converter in series that is required in such cases is usually undesirable due to additional components and power losses [6] . Furthermore, with a HV-battery pack at the input of the converter, there is no need for a power factor correction stage (PFC) typical for front-end converters, what is additional reason against the use of pre-regulating stage.
Single-stage topologies adapted for wide input voltage range in the literature often need multip[e power transformers and/or rectifiers [7] -[ [ 1] . [n addition, their control strategy may require modifications as well (e. g. [8] , [[2] , [ [3] ).
Another approach to increase the efficiency of wide input voltage range single-stage converters is the attempt to improve different resonant topologies (e. g. series parallel, LLC described in [14] ). Resonant converters, when designed for the narrow range of operating points, exhibit extremely low switching losses and consequently high efficiency at the price of an additional passive resonant tank. The design of the resonant tank becomes more complicated when the converter operates in a wide range of operating conditions. Several adaptations of resonant converters for improved operation at wide input voltages have been recently proposed in the literature [15] - [17] . Still, the applications in focus are intended for considerably lower load currents compared to the specification from Table I . This fact makes offered solutions less efficient when used as HV to LV DCIDC converters in (H)EVs.
Most of the methods reviewed here are either focused on fuel cells [10] , [18] , [19] or photovoltaic applications [12] , [17] , [20] as typical examples of applications with wide input voltage range, or optimized based on the hold up requirements for front-end converters [8] , [21] . They do not exactly match the application requirements in (H)EVs, where the distribution of input voltages is detennined by the discharge behavior of a HV-battery pack, usually the Lithium Ion (Li-Ion) or the Nickel Metal Hydride (NiMH) battery type. Methods to optimize electric machines [22] or power electronic components in (H)EVs (e. g. a main inverter [23] or a boost stage [24] ) according to standard driving cycles have been proposed.
Operation of a DCIDC converter that supplies 12V system from the HV -battery is not directly affected by the vehicle's mission profile in the sense of output power that has to be delivered. It is affected rather indirectly, through the variations of the HV-battery voltage during its discharge cycles.
In this paper, a single-stage reconfigurable converter topology based on the ZVT PS converter is proposed for use in (H)EVs. It requires no additional passive elements, but applies only two additional switches that do not exhibit switching losses. The control strategy for both operation modes of the converter is unique, and the difference comes only at the level of gate driving patterns. The converter design procedure takes into account specifics of the discharge curve of automotive battery (Fig. 2 ) in order to optimize the converter's voltage-weighted average efficiency.
The remainder of the paper is organized as follows: Section II gives the background of the battery voltage behavior during a typical discharge cycle in EVs, Section III presents the proposed single-stage reconfigurable topology, Section IV deals with the proposed design procedure that maximize the voltage-weighted average efficiency of the reconfigurable converter according to the histogram of battery voltages. Section V gives the experimental validation of the proposed solution and discusses the efficiency improvement. Section VI concludes the work.
II.
OPERATING CONDITIONS OF HV TO LV DC/DC
CONVERTER
The voltage of the HV -battery pack at the input of a DCIDC converter Vin changes during a driving cycle, depending on the state of charge (SoC), but is also affected by the temperature and the discharge current. Since EVs operate in the charge-depletion mode, they are characterized by the deep discharge cycle with its SoC dropping down during the full cycle almost linearly. On the contrary, HEVs operate in the charge-sustaining 775 mode, where the battery SoC may increase or decrease over a driving profile, but on average remains at its initial level. According to this, wide ranges for Vin are specified in Table I for both HEVs and EVs. Furthermore, from the typical discharge curve of today's automotive batteries ( Fig. 2(a) , the example of the Li-Ion battery obtained using the simplified battery model from [25 ] ), it can be concluded that for EVs, the battery voltage remains close to a certain value for most of the driving cycle, while in a significantly shorter part its voltage varies more notably (up to the maximum or down to the minimum specified battery voltage). Thus, the highest converter efficiency would be desirable in the range of mostly present battery voltages, and not, as usual, at Vin,min' The histogram of HV -battery voltages ( Fig. 2( d) ), used in this paper for the design of the proposed reconfigurable converter, is derived from the example of the EV Li-Ion battery with the nominal voltage of 365V, operating range from 240 to 420V, ampacity of 66.2 Ah and the peak power of electric motor of 80kW. The data describing the battery voltage ( Fig. 2(a) ) and the discharge current (Fig. 2(c) ) are used to obtain the histogram. The US city driving cycle FTP75 is assumed for the analysis. To quantify the relationship between the battery voltage histogram and the average converter efficiency, weighting factors kVin, can be defined from the histogram in Fig. 2 The configuration of the proposed converter, depending on the value of Ti m can be either a ZVT PS or a push-pull. In the upper range of Vin, the conventional ZVT PS converter is extended by addition of a diode Dadd (see Fig. 4(a) ). The diode Dodd will conduct the input current in the upper range of Vin. In the lower range of Vin, the converter operates as a push pull converter (see Fig. 4(b ) ). ' 1 ,11\ I : Gate drive signals for the push-pull operating mode can be derived from those for the ZVT PS configuration using two AND logic gates.
In this configuration, the transformer operates with a center-tapped primary winding, and its middle point is connected to a voltage source (battery) through an additional active switch Sodd. This switch is continuously on and no switching losses occur during the operation in the push-pull configuration. In the lower range of Ti m Dadd needs to disable the conduction of the freewheeling diodes parallel to the IGBTs S3 and S4, not used in the push-pull configuration. The switch Sadd in the ZVT PS configuration has to be able to block specified Vin.max' In both operating modes, the proposed converter operates with the duty cycle longer than 50%, allowing increased duty cycle utilization. The principles of the operation of a ZVT PS and a push-pull converter are explained in detail in [3] and [14] respectively.
The phase shift modulation strategy [3] is used to generate the gate driving signals for the ZVT PS converter. The modulation strategy required for the push pull configuration is considerably simpler and can be easily derived from the driving signals for the ZVT PS configuration. In phase shift modulation, during the power transfer period, two diagonal switches in the HV side H-bridge (e. g S] and S3, or S2 and S4) are always conducting simultaneously, so that they can be used to generate the gate driving signal for the corresponding push-pull switches SI and S2. For the purpose, in e. g. analog implementation of the controller, two additional AND gates can be activated when the converter starts its operation in the push-pull mode (see Fig. 4(b ) ).
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IV. DESIGN PROCEDURE FOR PROPOSED RECONFIGURABLE CONVERTER
The aim of the proposed procedure is to fmd the value of the input voltage Vl'econ( at which the converter will be reconfigured from one topology to another in order to achieve the optimized average converter efficiency l]ave, taking into account the typical battery voltage histogram ( Fig. 2( d) ). The procedure consists of following steps (Fig. 5) :
Step 1 -Specification of operating conditions. The design procedure of the proposed converter takes into account requirements given in Table I . From the typical discharge curve of the Li-Ion battery in Fig. 2 it can be concluded that the voltage range around the voltage plateau is the most present at converter's input. In this range of input voltages, it is beneficial that converter operates with more efficient ZVT PS configuration. During the search for maximum lJave, Vreconj is incremented by the voltage step L1V;n until maximum input voltage is reached. In this specific case, an increment of 20V is used in the analysis.
Specification of operating conditions:
Yin; V Olll; lout; Volll,ripple; V bat,nom; 6. Vin Step 2 -Calculation of lJave for different values of Vl'econt' The losses and the efficiency for both converter configuration are calculated in this step: in the range from V;n,min to Vreconj for the push-pull configuration and in the range from Vreconfto V;n,max for the ZVT PS configuration. Vreconf is being increased with L1V;n defined in step I. For that purpose, the transformer turns ratio and the size of the output filter inductor Lout are calculated for each considered value of Vl'econt ' The parameter calculation based on Vl'econt is addressed in Section IV -A in detail. Based on the calculated efficiency of the reconfigurable converter for the complete range from Tin, min to Tin, max, the average converter efficiency (I) is calculated using voltage weighting factors kVin,m defined in Section II.
Loss models for both converters are addressed in Section IV -8. Fig. 6 Step 3 -Converter design based on chosen value of reconfiguration voltage Vreconj,/inal. Fig. 6 (a) can be used to decide on VrecontJinal and final design parameters can be calculated accordingly. Certain practical limitations in the choice of Vreconj,/inal are discussed in Subsection IV-A together with results of the proposed design procedure.
A. Design Parameters and Results of Design Procedure
The transformer turns ratio used in the proposed design procedure n is chosen according to Vrecont considering the ZVT PS configuration as the main one, while the proper operation at Vin.min of the converter operating in push-pull mode must be guaranteed (2) . In push-pull mode, the same transformer will be used with the turns ratio nl2 : nl2 : 1. 
The tighter range of Tin for both considered configurations will affect the size of Lout (3), leading to the lower value compared to the conventional ZVT PS converter when the same output current ripple, lout. ri pp le, is specified, while the required value of output capacitor em t (4) will not change.
Olll -max �.
Results from Fig. 6(a) show the increase of the voltage-weighted average efficiency when Vrecon/ increases, with the HV side switches assumed to have the same blocking voltage capability over the whole range of Vin. However, this analysis does not consider the constraint for the choice of blocking voltage of the HV side switches imposed by operation in the push-pull 777 configuration. In the push-pull configuration, the HV side switches must be able to block two times Vrecont (plus margin for the voltage overshoot caused by interaction of the transformer Lleak. p rim and Coss of the HV side switches).
In the case of the IGBT switches (used for the study in this paper), this leads to the need for another class of switches regarding blocking voltage after a certain value of Tin chosen for Vreconj" Thus, the practical limitation for the efficiency improvement given by the blocking voltage capability of the IGBTs is marked at Fig. 6(a) at Vreconfof 300V. Furthermore, Fig. 6(b) shows the improvement of 'la ve when Vrecont is increased from 260 to 300V as well as compared to the conventional ZVT PS converter designed for Vin.min= 240V.
The transformer design in the reconfigurable converter differ from the one of the conventional converter as follows: the transformer turns ratio, n : 1, whereas the size of transformer core is not considerably affected. Furthermore, thanks to the longer duty cycle that leads to lower maximum ripple of the output current, Lout in the reconfigurable converter is decreased. The choice of the rectifier topology for the converter proposed in this paper is made according to the model given in [26] , which also takes into account a voltage overshoot caused by the transformer L1eak ,sec and Coss of switches. Thus, a bridge rectifier is adopted for remaining analysis, although other possible rectifier topologies can be used as well. It has to be assured at this point that blocking voltage rating of LV side switches are chosen according to the worst case of two possible converter configurations.
In the presented analysis, the LV side MOSFETs with the same blocking voltage capability are used in the conventional as well as in the reconfigurable converter. In case of reconfigurable converter, there is still a room for reduction of the LV side MOSFETs blocking voltage by approximately 20%. The benefit of MOSFETs with lower voltage class is reduced r dS,on and consequently the conduction loss reduction.
B. Loss Modelingfor Design Procedure
An overview of segments of a switching period T, that are significant for the modeling of primary winding currents and currents of LV side switches are given in Table II and III respectively, for both the ZVT PS and the push-pull configuration. At the HV side of the converter, one half of T, can be divided into the following sub periods: a loss of duty cycle (d/os,-T12), a power transfer (from d'oss-T12 to D-T12, duty cycle determined by controller) and a freewheeling period (Fig. 7(a) ). Two transitions, in the leading (consisting of S2 and S3) and in the lagging leg (consisting of S] and S4) of H bridge, occur during dead-times td,lead and td,la gg ' On the other hand, in the push-pull configuration mode, there is no loss of duty cycle and no current in the primary winding during the freewheeling period ( Fig. 7(b) ). Time-domain piece-wise defined waveforms of the primary I ,r, p rim as well as the secondary winding current I tr,sec are defme for each of considered parts of Tv in Appendix B. Due to the significantly high magnetizing inductance of the transformer, the magnetizing current is neglected in this analysis.
The loss mechanisms considered in the presented design procedure are as follows: • the body diode (BO) conduction losses during dead-times:
where I ave,RTJ is the current through the body diode of the LV side MOSFET during the dead-time period (that has to be estimated) that is averaged over complete Ts;
• copper losses of the power transformer:
where r p rim and rsee are primary and secondary winding resistances, whereas I RM8, p rim and I RM8,sec are RMS currents in primary and secondary transformer windings;
• copper losses of the output filter inductor (12):
where rLout is resistance of the output inductor;
• equivalent series resistance (ESR) losses of the output capacitors (13):
where ESR is internal resistance of the output capacitor;
• losses due to trace resistances of a printed circuit board (PCB) on the LV side;
• switching losses on the HV side switches (IGBTs and diodes);
• core losses of the power transformer and
• reverse recovery of the diode (for push-pull operating mode). Switching losses at the HV side, transformer core losses and the diode reverse recovery are based on the characterization data of chosen components scaled to the operating point of interest. If dead times are chosen properly, the turn-off of the body diodes is always soft and the voltage rises after the body diode current has already fallen to zero. Thus, switching losses in the rectifier are neglected in this analysis. Also, the body diode turns on before the gate signal occurs and the MOSFET channel only takes over the diode's current causing no tum-on losses.
V. EXPERIMENTAL VALIDATION (a)
Conventional ZVT PS Converter Details of the prototype used for experimental validation of the proposed converter and its design procedure can be found in Appendix A. The measured efficiency of the conventional ZVT PS converter for several values of Tin is compared in Fig. 8 to the efficiency of the converter proposed in this work. The power consumption of the auxiliary supply (for a controller, gate drivers etc. ) is not included in presented efficiency results but does not differ in the reconfigurable converter operating in the ZVT PS configuration compared to the standard ZVT PS. The switching frequency in both converters is set to 100 kHz. It is confirmed that in the upper range of Vin, with values close to the nominal battery pack voltage, the proposed 779 reconfigurable topology operates with increased efficiency (curves from 300V to 400V). [n the lower range of voltages, e. g. at 250V, the reconfigurable topology operating in the hard-switching push-pull configuration indeed cannot reach the efficiency of the conventional converter.
Loss distribution is roughly determined using the efficiency measured for both the proposed and the conventional converter from the example of V;n = 350V in Fig. 9(b )-( d) . At this value of Vim the reconfigurable converter operates as well in the ZVT PS configuration with Dadd conducting. [t can be concluded that the main contributor to this efficiency improvement achieved with the proposed converter are reduced HV side currents and shorter freewheeling period. This leads to significant reduction of both switching and conduction losses at the HV side (Fig. 9(b) ). Furthermore, in both reconfigurable and conventional converter prototypes, the same LV side switches are used, and thus no considerable difference in losses can be observed ( Fig. 9(b ) ). Still, under the considered operating conditions the proposed reconfigurable converter allows use of LV side switches with 25 % lower blocking voltage capability the additional loss reduction on the LV side of the proposed converter can be assured.
Nevertheless, the overall converter operation is barely affected by this fact knowing that this operating voltage is present at the converter input for a significantly shorter period of time compared to higher voltage values.
To quantify the efficiency improvement obtained with the proposed reconfigurable converter during one battery discharge cycle, the voltage-weighted average efficiency of both converters is calculated based on (1) and the data measured from Fig. 8 . Fig. 9(a) shows that when the converter efficiency is quantified in this way, the proposed reconfigurable converter offers improved voltage-weighted average efficiency compared to the conventional ZVT PS in the complete range of load currents. In this way, up to 50% of losses that occur at the HV side switches can be saved in the considered example, with further positive impact on the chip temperature swing and lifetime. From the converter cost optimization point of view, the increase of the effective converter's efficiency up to 2% presents the potential to use a smaller chip size. 
VI. CONCLUSIONS
This paper introduces an adaptation of the conventional ZVT PS converter to improve its operation over a wide range of input voltages. As typical operating voltages are far away from the worst case design values in the considered (H)EV application, the target is to increase the efficiency in the range of the most common (typical) operating voltages. The optimization is achieved in a way that the transformer turns ratio of the ZVT PS converter is designed for the higher, more common range of input voltages. As the ZVT PS configuration with a given turns ratio is designed for minimum input voltage higher than the one required in the specification, it is not able to transfer the complete required power in the lower range of input voltages. From that reason converter is reconfigured to push-pull, that will have no problem delivering required power to the output with the same, given turns ratio down to specified Tin, min' The reconfiguration happens at runtime, when HV -battery voltage falls below specified value of Vreconf. It is implemented using an additional diode and a switch, which add only insignificant conducting losses. Required gate driving patterns for the push-pull configuration are derived from the ZVT PS controller with two logic AND gates.
The concept of the proposed reconfigurable converter and the design methodology are validated using the prototype converter. Despite slightly lower efficiency under the less common input voltage conditions (lower voltage range), the effective converter efficiency (the histogram-weighted average over an application-based voltage profile) is increased by about 2%, which is a significant improvement knowing the fact that the conventional converter topology already has an efficiency greater than 90%. The achieved improvement leads to slower aging of switches due to the lower junction temperature transients and can be utilized in future work for further reduction of chip sizes resulting in more cost-effective and compact designs. 
780 (15) iD,sec(t)=fmin +kD,sec·t (16) T k (t) = k trw non-eond . (1 -D) 
Coefficients used in equations (13) - (21) 
(30)
• fout,ave is average value of output inductor current;
• fri pp le is value of ripple of output inductor current;
• L1eak ,prim is leakage inductance of transformer primary winding;
• D is a duty cycle determined by the controller;
• Vdro p,p rim is voltage drop over transformer primary winding during freewheeling period.
